§ 231.107 Legacy semiconductor.

FederalRegulations

Ask Donna

How this section applies to your facts.

Title 15—Commerce and Foreign Trade > Subtitle B—Regulations Relating to Commerce and Foreign Trade > CHAPTER II—NATIONAL INSTITUTE OF STANDARDS AND TECHNOLOGY, DEPARTMENT OF COMMERCE > SUBCHAPTER C—CHIPS PROGRAM > PART 231—CLAWBACKS OF CHIPS FUNDING > Subpart A—Definitions

This text was captured on Sep 22, 2026. It is a snapshot, not a live feed, so check the official code before relying on it.

Text

(a) Legacy semiconductor means:

(1) For the purposes of a semiconductor wafer facility:

(i) A silicon wafer measuring 8 inches (or 200 millimeters) or smaller in diameter; or

(ii) A compound wafer measuring 6 inches (or 150 millimeters) or smaller in diameter.

(2) For the purposes of a semiconductor fabrication facility:

(i) A digital or analog logic semiconductor that is of the 28-nanometer generation or older (i.e., has a gate length of 28 nanometers or more for a planar transistor);

(ii) A memory semiconductor with a half-pitch greater than 18 nanometers for Dynamic Random Access Memory (DRAM) or less than 128 layers for Not AND (NAND) flash that does not utilize emerging memory technologies, such as transition metal oxides, phase-change memory, perovskites, or ferromagnetics relevant to advanced memory fabrication; or

(iii) A semiconductor identified by the Secretary in a public notice issued under 15 U.S.C. 4652(a)(6)(A)(ii).

(3) For the purposes of a semiconductor packaging facility, a semiconductor that does not utilize advanced three-dimensional (3D) integration packaging, under paragraph (b)(3) of this section.

(b) Notwithstanding paragraph (a) of this section, the following are not legacy semiconductors:

(1) Semiconductors critical to national security, as defined in § 231.118;

(2) A semiconductor with a post-planar transistor architecture (such as fin-shaped field field-effect transistor (FinFET) or gate all around field-effect transistor); and

(3) A semiconductor utilizing advanced three-dimensional (3D) integration packaging, such as by directly attaching one or more die or wafer, through silicon vias, through mold vias, or other advanced methods.

This is a copy of a public record, reproduced as it was published. It is not legal advice, and it may not be the version a court would rely on. Check the official source before you cite it.

A word about cookies

We need a few to keep you signed in and the library working. The rest help us see which pages people use and where they get stuck. They stay off unless you say yes.